PATENT ABSTRACTS OF JAPAN

(11)Publication number:

11-008319

(43) Date of publication of application: 12.01.1999

(51)Int.CI.

H01L 21/8238 H01L 27/092

H01L 27/118

H01L 27/12

(21) Application number: **09-161438**

(71)Applicant : NEC CORP

(22)Date of filing:

18.06.1997


(72)Inventor: IWAKI HIROAKI

(54) SEMICONDUCTOR DEVICE

(57) Abstract:

PROBLEM TO BE SOLVED: To reduce the area of a basic cell by forming diffused layer regions with second PMOS and first NMOS diffused layers which directly adjoin in a first layout order, and forming diffused layer regions with fourth PMOS and third NMOS diffusion layers directly adjoining a second layout order.

SOLUTION: A basic cell 100 comprises p+-diffused layers 1011-1013 composed of two gate polysilicon PMOSs 1031, 1032, and n+ diffused layers 1021-1023 composed of two gate polysilicon NMOSs 1031, 1033. In a first layout order, they are disposed in the order PMOS, PMOS, NMOS, and NMOS. In a second layout order, they are disposed in the order NMOS, NMOS, PMOS, and PMOS. The p+ and n+-diffused layers at the sides of the PMOS and NMOS disposed at the center are directly adjoined to form a diffused layer region. By forming the diffused layer region which directly adjoins, diffused layer area can be reduced.



LEGAL STATUS

[Date of request for examination]

18.06.1997

[Date of sending the examiner's decision of

rejection

[Kind of final disposal of application other than

the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

3061004

28.04.2000 [Date of registration]

[Number of appeal against examiner's decision

of rejection] [Date of requesting appeal against examiner's

decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2000 Japan Patent Office